Stack Contention-alleviated Precharge Keeper for Pseudo Domino Logic
| Main Authors: | Bansal, Deepika; Manipal University Jaipur, Singh, Brahmadeo Prasad; Manipal University Jaipur, Kumar, Ajay; Manipal University Jaipur |
|---|---|
| Other Authors: | Manipal University Jaipur |
| Format: | Article circuit design info application/pdf eJournal |
| Bahasa: | eng |
| Terbitan: |
Institute of Advanced Engineering and Science
, 2017
|
| Subjects: | |
| Online Access: |
http://journal.portalgaruda.org/index.php/EEI/article/view/597 http://journal.portalgaruda.org/index.php/EEI/article/view/597/437 http://journal.portalgaruda.org/index.php/EEI/article/downloadSuppFile/597/38 |
Daftar Isi:
- The dynamic circuits are supposed to offer superior speed and low power dissipation over static CMOS circuits. The domino logic circuits are used for high system performance but suffer from the precharge pulse degradation. This article provides different design topologies on the domino circuits to overcome the charge sharing and charge leakage with reference to the power dissipation and delay. The precharge keeper circuit has been proposed such that the keeper transistors also work as the precharge transistors to realize multiple output function. The performance improvement of the circuit’s analysis have been done for adders and logic gates using HSPICE tool. The proposed keeper techniques reveal lower power dissipation and lesser delay over the standard keeper circuit with less transistor count for different process variation.