Indonesia OneSearch
Gravitasi
  • Cari
  • DESIGN AND IMPLEMENTATION OF 8...
  • Lokasi
Cover Image

DESIGN AND IMPLEMENTATION OF 8-BIT VEDIC MULTIPLIER

Tersimpan di:
Main Authors: MISS. RUTUJA ABHANGRAO, MISS. SHILPA JADHAV, MISS PRIYANKA GHODKE, PROF. ALTAAF MULANI
Format: Article
Bahasa: eng
Terbitan: , 2017
Subjects:
Vedic Multiplier
Urdhva Tiryagbhyam
Digital Signal Processing
Image processing
Online Access: https://zenodo.org/record/1451178
  • Lokasi
  • Deskripsi
  • Daftar Isi
  • Preview
  • Tampilan Petugas

Internet

https://zenodo.org/record/1451178

Lihat Juga

  • An Efficient Implementation of High Speed Vedic Multiplier Using Compressors for Image Processing Applications
    oleh: Shobha Sharma, et al.
    Terbitan: (2016)
  • Implementation of Optimized 64x64-bit Vedic Multiplier
    oleh: Mohammad Nasiruddin, et al.
    Terbitan: (2019)
  • FPGA Implementation of 16-bit Multipliers based upon Vedic Mathematic Approach
    oleh: ., Zulhelmi
    Terbitan: (2014)
  • Vedic Mathematics Based 32-Bit Multiplier Design for High Speed Low Power Processors
    oleh: Saha, P., et al.
    Terbitan: (2011)
  • Miss complicated designer
    oleh: Citra novy
    Terbitan: (2017)
© 2025 Perpustakaan Nasional Republik Indonesia
Loading...