Complementary Energy Path Adiabatic Logic based Full Adder Circuit
| Main Authors: | Shipra Upadhyay, R. K. Nagaria, R. A. Mishra |
|---|---|
| Format: | Article |
| Bahasa: | eng |
| Terbitan: |
, 2012
|
| Online Access: |
https://zenodo.org/record/1334033 |
Daftar Isi:
- In this paper, we present the design and experimental evaluation of complementary energy path adiabatic logic (CEPAL) based 1 bit full adder circuit. A simulative investigation on the proposed full adder has been done using VIRTUOSO SPECTRE simulator of cadence in 0.18μm UMC technology and its performance has been compared with the conventional CMOS full adder circuit. The CEPAL based full adder circuit exhibits the energy saving of 70% to the conventional CMOS full adder circuit, at 100 MHz frequency and 1.8V operating voltage.