AREA-power-delay-trade-off in logic synthesis.; by Michel R.C.M. Berkelaar - BERKELAAR Michel R.C.M