A Verilog Implementation of Modified Advance Encryption Standard for 256 Bit Key - Singh, Raghvendra (2020)