VHDL Design and FPGA Implementation of a High Data Rate Turbo Decoder based on Majority Logic Codes - A. Boudaoud (2017)