Vedic Mathematics Based 32-Bit Multiplier Design for High Speed Low Power Processors - Saha, P. (2011)