An Automatic AW-SOM VHDL IP-core Generator - Giardino, Daniele; Department of Electronic Engineering, University of Rome Tor Vergata, Via Del Politecnico 1, Rome, 00133, Italy (International Journal on Advanced Science, Engineering and Information Technology, 2019)